This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(II) BIGHA (JP)

灬公開特許公報 👝

(1) (1) 中苏土地公外 8 号

特開平8-125066 (())公成日 年月1年 (1996) SA17日

(SI) for CL.

里別記号 厅内复星器号

FI

压的表示医院

X011 23/12

11/:1

A 6921-45

HOIL 23/12

署置数求 系数求 路录项的数4 FD (全7页)

(11) 出出を与

MM#6-284536

(11)比重日

平成6年 (1994) 10月26日

(71)出版人 000002897

大日本印刷模式会社

医双位氏疗医示罗比尼可一丁目 1 第 1 号

(77) 兄弟者 八木 岩

医宗世斯维区市省此至的一丁音 1 書 1 号

大日本印制品式会社内

(72)只乘客 鼻田 证证

京京都新疆区市省加州町一丁县 1 年 1 号

大日本印制的区会长内


(74)代智人 分理士 小音 炸员


(54) 【兄弟のもは】惟耳似止型半点な以他とそれに思いられるリードフレーム。及び推奨対止型半端な気度の収益方法

(81) (夏約)

(目的) 芝なら新政計止型半端は名使の本集技化。本 校院化が求められている中、本選件収益パッケージサイ ズにおけるテップの古家をモ上げ。非選件基礎の小型化 に対応させ、共時に従来のTSOP耳の小型パッケージ に智能であった夏なる多ピン化を実表した世間別止翌年 据林密度を提供する.

【状成】、中部世界千の第子側の部に、中部水泉千の地 子と電気的に可能するための内部成子部と、中枢を気子 の理子側の超へ区交して外部へと向く外部登場への登録 のための外部種を禁と、森民内部電子部と外部電子部と モモ記する技蔵リード部とモー体とした女皇のリード部 とも、絶象性質材度を介して、確定して以口であり、点 つ。即発着低年への実施のための年田からなる外部電信 そ前記技業の各リードの方式電子器に連絡をせ、少なく とも数記を密からなう方式などの一部に名称字より方式 に異出させて及けている。





【以下けるのと世】

· (日本項1) 本来以至于の石于外の正に 二日以末子 の選子と応気的に見ぬてさたのの内閣ステ針と、本書は 菓子の菓子町の在へ道文してためへと向くたま回算への 移政のための外部電子部と、原記内部電子製と力量電子 越とを連結するは尽り一ド底とも一体としたリード値も 在女母、地球な学科層を介して、比なしてなけており、 * 直つ。回暦高低等への大名のためり半年からなる方息章 概を利記は女のをリードの力とは子思に連ねさせ、少な くとも前記半田からなる方式を見の一度に乗取せより方。16、方包並子は氏に半田からなる方式を指も月髪でる工作。 野に長出させてはけていることを見及とする東野川止気 电温度 2.3.

【建太理2】 ・建太母)において、半歳兵太子の以子は 半温はま子の以子匠の一片の辺の耳中心を貫上にそって 配置されており、リードがはななの母子を承むように対 南し肉花一分の辺にないちけられていることを共産とす 5份得到止型半运口负责。

【は水理3】 本名は至子の電子と電気的に口着するた めの内部以子郎と、か思厄耳と見及するためのか針双子 部と、 紅足内型電子部と力量電子部とも運転する指標リー10 一ド部とを一体とし、は方式以子似を、頂式リード型を 介して、リードフレーム面から何交下ろっ方向側に交出 をせ、対向し先は妖魔士で選は都を介しては見する一片 り内部減子包を攻撃なけており、立つ、その世紀子堂の 不倒で、 ほ尿リード郎と遅なし、一年として全年を保持 rる外に包を設けていることをM 正とするリードフレー

【四次項(】 半进作気子の刷子動の能に、半端年息子 1 菓子と考点的に基緒するための内を菓子群と、早まは 子の祖子側の面へを欠してかあへと向くか都但為への 10 既のための外包以下部と、北北内部は子型と外部電子 とも選結するほぼリードぎとモー体としたな量のリー 鮮とモ、始降在単れ度モカして、企才してなりてお . 且つ。但知る低年への文权のためのキ田からなるガ 電器を収記な数のちリードの外部以子部に連絡をせ、 なくとも約記半田からなる外部を延の一郎は智慧部と 外部に高出させて立けている智慧対止型平温学品を介 **見万能であって、少なくとも、(人)エッテングDII** で、単帯体数子の電子と電気的に応募するための内容 手部と、外部回路と技蔵するための外部電子部と、R (8) 7部級子部と外部は平部とも選集する世界リード部と 一体とし、双外製造予賞を、移成リード値を介して、 - ドフレーム面から意文する一方向れに貸出させ、ガ - 元朝部原土で連絡値も介しては灰する一川の穴ビル 「毛花丘だけており、且つ、もれ料電子配の方象で、 !リード蘇と連絡し、一年として296年月75万万 及けているリードフレームモル製する工程。(B) (リードフレームの外製塩子を終てない面(産品)に :材を設け、打ち以を全型により、対所する内閣電子

けられた見見りとそのちゅぎ、 ツートフレームのじもは かれた武分が平台はまずの第千畝にてきょうにして、兵 経度量はもかして、リートフレーム全にを三点は出るへ 原にする主党。 (C) リードフレームの5万尺も名し不 星の取分を行ちはできかによりのお料金でも工程。 (D) 平温体量子の電子配と、切断されて、そのはまデ へ信息された内閣は子説の元は就ともワイナボンディン

グしたほに、展野によりた区域子制度のみも万名に耳出 ラヴェタはそれにより工程。 (E) むおおれになました とも含むことを中国とても呼びれた意をありと思りださ λŒ.

【見明の打量な反映】

100011

【電震上の利用分針】 本民歌は、 本書なま子もなむする 御祭針正型の中枢 年末位(ブラステックパッケージ)に 終し、時に、大量を広を向上させ、まつ、多ピン化に対 応できる本名は異常とその料理方法に成てる。 100021

【双葉の圧消】近年、平謀其权益は、承其権化、小型化 住所の進歩と電子無針の本性軟化と見得せ小化の傾向 (角反) から、LSIのASICに代表でれるように、 ま丁ま丁本書化化、本世氏化になってきている。これに はい、リードフレームモ無いた灯止気の半端はまなブラ ステックパッケージにおいても、その年兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく VAge) のような音量実装型のパッケージモ 現て、TSOP (Tin Small Outline Package) のは見による吊型化モ王はとしたパ ッケージの小型化へ、さらにはパッケージ内目の3 衣元 化によるチップな的効果肉上を含めとしたLOC(Le ad On Chip) の鉄造へと建成してでた。しか し、音響対止型単端体制度パッケージには、深度性化、 黒着葉化とともに、 質に一度の多ピン化、育型化、小型 化が求めらており、上記書乗のパッケージにおいてもチ ップ外無部分のリードの引き回しがあるため、パッテー ジの小裂化に離界が見えてきた。また、TSOP8の小 室パッケージにおいては、リードの引き回し、ピンピッ チから多ピン化に対しても遅れがえんてきた。 (0000)

【鬼味が常改しようとする無難】上記のように、そなる **常春鮮止型半点の基金の高急性化、不能は化がぶのられ** ており、釈迦対比型半端は盆産パッケージの一度の多ピ ン化、臭質化、小型化が求められている。ま見味は、こ のような状況のもと、中選件意思パッケージサイズにお けるテップのる女子も上げ、中はロ豆豆の小型化にお応 させ、田等基本への文皇高在も底はてきる。おう、田井 士を在双する基地型とは正理型に対応する位置に立った。 まは糸葉皮を投表しようとするしのである。また、爪柱 当ばへの実施を吹き向上させうことができる言なり止力

. ..

になめので S O P 写の小型パッナージに密発であった更 なる多ピン化も実界しようとするものである。 100041

3

-- - -

[は最も展表するための手段] ま見味の複雑的止気する 体盤壁は、半端体系子の粒子側の面に、半端体盤子の線 子とな気的に結論するための内質是子製と、平温は東子 の双子的の面へは欠してガジへと向くガガ巨背への推住 のための外部就子型と、原記内部属子訳と外部電子以と モ運はする技成リード 鮮とモー体とした江東のリード歌 つ。但製品は有への食なのためのキ田からなる方式を感 その足万女の古り一ドの九世は子郎に温草でせ、少なく とも氏記を田からなる力量を基の一部は製算をより力量 に兵出をせて立けていることを発力とするものである。 南、上記において、内部電子貫と外部電子型とモータと した双数のリード部の配列を中枢は皇子の総子創版上に 二次元的に配列し、カガス8折も平田ボールにて足式す SCEELDBOA (Ball Cric Arra y) タイプの形容対比型半端は基準とすることもでき **3.**

【0005】そして、上記において、半年はま子の電子 は中国体表子の親子節の一共の辺の耳中心を禁上にそっ て配位されており、ソード部は甚至の基子を決ひように 対用しR尼一州の辺に沿い位けられていることを共産と するものである。また、本党時のリードフレームは、家 羅針止収率級件以此用のリードフレームであって、平は 体裏子の菓子と電気的に結成するための内部産子群と、 外部団背とほぼするための外部電子をと、変紀内閣電子 群と外部基子部とそ近は下うは取り一ド目とそ一体と し、以お献稿子等も、信服リード部を介して、リードフ 30 レーム部から観交下ろー方向部に交出させ、対向し気理・ 製成士で連絡製を介して世故する一対の内閣は子郎を及 私益けており、 息つ。 も外部電子部の外側で、注意リー ド部と連絡し、一年として全井を保持する方の部を設け ていることを特定とするものである。点、上足リードフ レームにおいて、内部電子部と力を電子部とそれを重ね する技蔵リード部とモー体とした組みを収象リードフレ ーム器に二次元的に配列するしておぼすることによりB CA (Ball Crid Array) 947083 耐止数年端存在を無のリードフレームとすることもでき 18 ъ.

【0006】 本党県の旅口対止収率資本収益の配准方元 は、中部作業子の粒子側の間に、中部は菓子の菓子とな 気的に凝算するための内部基子部と、中国存ま子の菓子 観の聞へ確定してお 無へと向くおぎ音易への意思のため の外部位子供と、以記内部位子部と外部位子部とモ温体 する種類リード包とモールとした発生のリード似とモ、 絶異弦者材度を介して、哲なしてごけており、 及つ、 縁 第基度等への支生のための平田からなる外部を至そ収之 複数のおり一ドのか点は千年にみロスセールのフェナルール

足を色からなる方質で見り一葉に変なればってやれてなる させて低けている前の内止気を追り来るの料え方はでき って、少なくとし、(A)ニッチングだこにで、 4 歳 k ま子の本子と名気的に見まてったのの内部電子はと、方 原因其と用戌ずるためのれまオ子はと、 応父内部は子鼠 とか訂成子訳とを選びてる方だりード記とを一体とし、 なお針式子郎を、ひ及り一ド以を介して、 リードフレー ム面から正文する一方向的に兵士でで、 月回し 元 蔵献局 まてきはほぞかしては尺寸3~11の内は双子のそれな器 とを、足紋は双双層を介して、医型して立けており、且 10 けており、且つ、もれば富子性のの動で、形成リート部 と連ねし、一年として主席をほれてられただも思りてい ろりードフレームモルミアる工法。(8) 収定リードフ レームの介部基子を例でない面(製造) に地容なを及 け、打ち位を変型により、分向する内部ル子供供士を成 数する温森都と以連以前に対応する位はに設けられた地 一方とも月ちはま、リードフレームの月ちほかれた低分 が申请はま子の量子をにくろようにして、数之が挙げる 介して、リードフレーム全年モキははま子へ反称するエ 権。(C)リードフレームの力を貫を含む不复の似分を 打ち位を全型により切断的三寸も工程。(D) 平端体系 子の電子側と、切断されて、半単は黒子へは思された内 延載子型の先章感とモワイヤボンデイングした後に、 何 歴により外展は子屋匠のみも外側に向出させて全体を封 止する工程。(E) 教記がおに貫出した外部電子配配に 宇宙からなうか 医電低をか加する工程。 とそさ ひことを 毎ほとするものである。

[00071

【作用】本尺帆の部項対止気を選件を置は、上記のよう な状成にすることにより、半常体収度パッケージサイズ におけるテップの占を準モ上げ、中華は製造の小型化に 対応できるものとしている。 85、半年月又在の田井基 底への実装を住を促放し、田海省県への実験を反の向上 を可能としている。なしくは、内閣地子は、外部総子部 とモー体としたな食のリード自も半年は菓子屋に必要性 らっちゃかして書走し、女兄九郎着子郎に半日からなる 外部電腦部を連絡させていることより、名はの小型化モ 量成している。そして、上記の書からなる外部電視部 を、中華食業予節に以平行な事で二次元的に配択するこ とにより、甲基金は星の多ピン化を可能としている。 本 日からなる力量を重要をキロボールとし、二次元的には の森電響を配押した場合にはBCAタイプとなり。 F 後年基屋の多ピン化にも対応できる。また、上記におい て、中国体系子の粒子が申请は女子の粒子部の一対の辺 の時中心部界上にそって記憶され、リード部は複数の域 子を挟むように対向しれ記し対の辺に沿い並けられてお り。蘇卑な鉄道とし、金倉世に渡した鉄道としている。 本党男のリードフレームは、上足のような異点に てるこ とにより、上記製料引止型単編製品の製造を可能とす ろものであるが、過まのリードフレームと同様のエッチ

とがてもる。 二月時の世界日に至するに3年の日本大臣 は、上元リードフレームも思いて、リートフレームの力 意以子名のでない色(名色)に足及れる名は、バラルを 重要により、万向する内部は千起両士モル尺下る選及業 と記述品配に対応する位置に置けられた地質材とそれら はき、リードフレームの月ちはかれた部分が末温は菓子 の菓子紙にくろようにして、肩花厚着材を介して、リー ドフレーム全はモニエは五子へな私し、 ソードフレーム の外で肌を含む不多の足分を打ちはそまだにより切断的 うモラロエボルスは上に方とした。 ビ兄妹の、エスは果 長の小型化が可能な、且つ、多ピン化が可能な無理制止 型半温に基度の作品を可及としている。

100081 【実施例】本見時の被除対止型平原体基度の実施例を以 下、回にそって説明する。回1(3)は主葉を釈訳なけ 止型半等年表表の断定数は区であり、 12 1 (b) に食餌 の森状なである。図1中、100に原設打止温度をは、 度。101は今年は年子、102はリード点、102A リード部、101Aに双子扇(パッド部)、103ほつ イヤ、104は地路技术村、105に世段間、106は 半田(ペースト)からなるれな言葉である。 士実友判据 育員正型半端保証症は、ほぼするリードフレームを用い たもので、内部建子部102人、力部建子部1028モ 一体としたし子型のリード部102そ多数年30年32年21 0.1 上に地球はなお1.0 くも介しては底し、直つ、カ部 数子割1028先に今田からなるの数を低を心及む10 5 より丸似へ突出させて立けた。パッケージをはが発生 選供学院の節性に持立する形式打止型を選供基準であ り。回知必近へ応せされる点には、半田(ペースト)を **俗称、色化して、カジル子系1028がカボを見と考え** 的比较灰之れる。本文范内的这对正复中毒并且是过,因 1 (b) に示すように、 # 8 # 女子 1 0 1 の 女子 M (// ッド部)101人は牛客位ま子の中心はLほぞろれ向し て2日づつ。中心無しにおって配包をれており、リード 第1020、内部電子部102人が収記電子部(パッド 益) にねった位置に半層弁束手101の節の方列に中心 はを飲み対向するように配載されている。 刃が起子が) 0.2.8は内部電子数1.0.2.Aから技友リード部1.0.2.C (0 ドフレームを採3.0.0の概要に感覚性のレジスト3.0.1 を介して制力で反応し、ほぼ半常は水子の創品をでに増 」た位置で 中途化工子部に区欠する方向に、 び取りード 1020がレギに色がり、ガ系は子思1028は七の先 #に位置し、半端作息子の匠に平行な医方内で一次元的 :配列をしている。かち、中心者しそ状みで丸のかお音 ¹貫102日の配列を投けている。そして、8カビ以子 『に連絡させ、年田(ペースト)からなるの式を低10 ・毛朝政部105よりがおにお出させて及けている。

3. 純純技程料104としては、100±m年のボリイ

と言いて来いたが、心には、シリコンズのボリイミ ドリ TAlils (日本ペークライト株式会社) や単原化学 万年尼州C52C0(巴州無足民民会社四数)本がが生 げられる。上花実花のでは、 平田ペーストからなるの 砂 させてあるが、 この部分は半世ポールに代えてしまい。 点。本天見の複雑は止気を減作る点は、上足のように、 パッケージ配在かれる。近日は日本の正は日本でする。「心は 的に小変化でれたパッケージであるが、食み方向につい ても、私)、0mmを以下にすることができ、R欠も向 去でうことにより、水部之子と方式母子を一年とした私 10 Mには爪できるしのである。本文場所においては力がな 音楽も、48分字子の双字器(パッド名)に知いる内に 尼丹したが、本選体女子の菓子の位在も二次元的に配信 し、天営県千郎と外部は千貫との一体となった見みモ江 章。 本語弁集子の母子を制に二次元的に配所して存在す らことにより、本語なま子の、一章の多ピン化に十分ガ ETES.

【0009】 広いで、ま見明のリードフレームの玄奘師 を思げ、区にもとづいて広帆する。 半天場的リードフレ 一上は、上尺矢筋兵を結束を在に用いられたものであ は内型双子型。1028に方式成子算、102Cに放発(10) ろ。配2に実施料リードフレームの平面配を示すしの で、即2中、200はリードフレーム、201に内部は 子馬、202ほの都無子郎、203ほほ放り一下部、2 0.4は足以多、2.0.5 ほのたまである。リードフレーム はも28点(Ni62%のFc合金)からなり、リード フレームのなさは、内部位子部のある存む的です。 0.5 mm、丸葉粒子部のある原来部でり、 2 mmである。内 蘇院子郎の共向する先輩郎県士も連続する建筑部205 も幕内(0、05mm年)に形成されており、後述する 本基件状況もか数する誰の打ちはき食型にて打ちはきし 表い製造となっている。本実写真では外配は子供202 は九状であるが、これに産業はされない。また、リード フレームタ村として42合文を思いたがこれに発定され ない。以来さまでも良い。

10010) 次に、上記賞業典リードブレームの製造力 在を聞を思いて尽事に放明する。即4は本実是的リード フレームを収益した工程を示したものである。えず、4 28金 (N | 42×のFe8金) からなる。 # 20. 2 mmのリードフレーム思賞300モロ言し、低の楽器モ 駅日寄を行い合くの片的なした(申え(4)) 技。リー を全感し、収拾した。(Ø)3(b))。

太いで、リードフレーム 無 H300の 無屈から所定のパ ナーン草を用いてレジストの原足の武分のみに貫光を行 った後、秋日必なし、レジストパターン301人モお式 した。 (四3 (c))

典レジストとてしは東京応化を式会社部の平方型症状レ ジスト (PMERレジスト) も世界した。次いで、レジ ストパターン301人を耐寒暑世報として、57°C、 ド系の熱可型位移を取出M 1 2 2 C (B立た成長区を io #300の異菌からスプレイエッチングして、わわかは

の単正区が出てに示されるリートフレーニをはなした。 (#1 (c)) . E2 (b) OB, \$20A1-A25 おける必正なである。このは、レジストを米皿したほ。 氏序型型を見したは、 原文の世界(内部は子針分を含む 様似)のみにまメッキを見を行った。(D3(e)) 出、上記リードフレームの旨造工程においては、図2 (b) に示すように、かた都とは皮部もお成するため、 ガ 配電子形成変数からのエッチング (成社) を多く行 い、反対症例からは少なのにエッチング (食材) モガっ た。また、セメッキに代え、オメッキャパラジウムメッ 10 チでも長い。上記のリードフレームの自正方尺は、1ヶ の牛はは久まをは似てっために必要なリードフレーム! グの製造方はであるが、 達不は生意性の色から、リード フレール思はモエッテングのエする株、都2に京すりー ドフレームを放弃部間付けした状態で作製し、上足の工 姓を持う。この場合は、四2に京十月於蘇205の一郎 に選邦する仲以(配示していない) モリードフレームの が何に立けて何かけせなとする。

【0011】本に、上足のようにしては衰されたリード 遠方はの実足所を殴にそって放析する。 図4は、よ実施 武器群計止型中級非常盆の製造工程を示すものである。 即3に示すようにしてな奴をれたリードフレーム400 の外部電子部402形式器(点面)と対向する裏面に、 ポリイミド系無理化型の発量は単科(テープ)401 (日立作成株式会社駅、HM)22C) を、400° C. 6 Kg/m' で1. 0 か奈丘をして貼りつけた (図 4(a))。この状態の平差型を図るに示す。この世代 5位さ会型405A、405Bにて(図4(b))、月 南する内部准子県の先輩県を運場する建設は403と、 30 その部分の絶縁性をは(テープ)401とそりちばい た。 (四4 (c))

大いで、ガロ门ちはとお上び庄を用止型406A、40 6 8モ用い、ガルダ404モさむ不変の部分モのリ似て (節4 (d)) と共時に、純単な年以404を介して年 終酵菓子407上にリードボ408の急圧者を行った。 (簡4 (e))

何。この昔4(d)に示す。 はほりードと年暮してリー ドフレーム全体を文人でいるのだ四104を含む不量の 部分を切り回しは、智力対比した比に行っても良い。こ 10 の場合には、迅なの草厚リードフレームを尽いたQFP パッケージギのようにデムパー (B示していない) モS けると思い。リード料410モキは米菓子4)1へ反应 した後、クイヤーもしょにより、キョは虫子のオチ(パ 7 F) 411A69-184100M287410A6 を電気的に起席した。(84(1)) その後。所定の会型を思い、エポキシネの管理415で リード個410のの個位子ダ4108のみを反比をせ て、全角を対応した。(四4(g)) ここでは、異点の主型(展示していない)も思いたが、

死之の面(万郎皇子郎)もなしが在月止てまれば、モデ しも色質は必要としない。次いで、異比されているのは 以子郎410Bよに半田ペーストモスクリーン印制によ り生布し、半田(ペースト)からなるの式写版も16モ 作目し、本見間の展別が入止型を確保状況を作覧した。 (B4 (h))

母。年田からなる方郎交塔も16の作者は、スクリーン 印料に確定されるものではなく、リフローまたにポッテ イングあても、色質芸術とお詫ば思念との形成に必要な 果の年田が持られれば良い。

[0012]

【発明の別品】本発明は、上記のように、更なら前22月 止型申請体数数の高無限化、常義統化が求められる状況 のもと、平確弁数量パッケージサイズにおけるテップの 古本即を上げ、平温井並属の小型化に対応させ、田科基 紙への大な節なも症化できる。から、日耳高低への大気 芒反を向上させることができる温の基度の技術を可能と したものであり、広崎に収息のTSOP年の小型パッケ ージに個耳であった更なる多ピン化を実現した訳作財止

【四面の祭年な故郷】

【四1】実施病の解除引入型を温度を確の根据が面面及 び宣星を以及

【日2】 大馬河のリードフレームの平面田


【図3】 共発所のリードフレームの製造工管部


【即4】大抵列の製器対止型キ状体拡展の製造工製品

【図5】 実験例のリードフレームに絶政法を材を取りつ けた状態の平面図

【万号の政明】

	•
0 100	机器以下原本性体数器
1 0 1	. 年基件基子
101A	電子部 (パッド部)
102	リード部
1 0 2 A	- PRESE
1 0 2 B	外部电子器
102C	ひめりデドル
103	744
104	的是双电 料
105	. MAR
106	半田(ベースト)からなる方針
SH	
200	リードフレーム
2 0 1	八郎用干部
202	力 蒙城中部
2 0 3	ひだリードロ
204	2 日本
203	n 0 8
300	リードフレーム まれ
3 0 1	レジスト





Japanese Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
- a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the

 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end

 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

the state was as as as we have said

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (9) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schriconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

(DETAILED DESCRIPTION OF THE INVENTION) (FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a . limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

::.

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

10

15

20

25

Start Carlos States

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Commence

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; end (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

. ..

(FUNCTIONS)

5

10

15

20

25

Section.

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating-adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

- 10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminalportion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated As semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions," and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

10

15

20

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase 25 resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distributed and the second second of the second

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above. the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an ambodiment of the present invention will be described. Fig. 4 illustrates the fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

8-145000

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

10

15

20

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

The State of the S